

Implementation of Hardware approach to OFDM - MDC pipeline FFT processor

Kandrakota Sandhya¹ T. Pattalu Naidu²

¹ PG Student, Avanthi Institute of Engineering and Technology, Tamaram

² Assistant Professor, Avanthi Institute of Engineering and Technology, Tamaram

ABSTRACT: *The FFT/IFFT processor is widely used in various areas such as 4G telecommunications, speech and image processing, medical electronics and seismic processing, etc. In this paper an efficient implementation of FFT/IFFT processor for multiple input multiple output-orthogonal frequency division multiplexing (MIMO-OFDM) systems with variable length is presented. This paper opts memory scheduling and Multipath Delay Commutator (MDC) as the hardware architecture. Radix-Ns butterflies are used at each stage, where Ns denote the number of data streams, so that there is only one butterfly is used in each stage. For area and time optimization and to reduce power consumption, the Read Only Memories (ROM'S) which is used to store twiddle factor is replaced by complex multiplier. The design reduces the use of logic elements & 100% utilization rate is achieved. The result shows the advantages of the proposed scheme in terms of area and power consumption*

Keywords: *Fast Fourier transform (FFT), Memory scheduling, Complex multiplier, MIMO, OFDM.*

I. INTRODUCTION

FFT is an important crucial block in Orthogonal Frequency Division Multiplexing (OFDM) system. OFDM is a schema used as a digital multi-carrier modulation method. A large number of closely spaced orthogonal sub-carrier signals are used to carry data on several parallel data streams or channels. OFDM has been adopted in wide range of applications from wired communication modems, such as Digital subscriber line (xDSL) to wireless communication modems such as WiMAX, 3GPP. Long Term Evolution (LTE) to process baseband data. The reliability of Orthogonal Frequency Division Multiplexing (OFDM) makes it favorable to adopt in broadcasting applications such as Digital Audio Broadcasting (DAB). Multiple Input Multiple Output (MIMO) systems are devices that are used in wireless communication. These are devices consisting of array of transmitters and receivers. With MIMO device it is possible to obtain high data. Hence combination of MIMO and OFDM system provides promising data rate and reliability in wireless communications. Fast Fourier Transform (FFT) is an that computes the Discrete Fourier Transform (DFT) of a sequence or its inverse. FFT algorithm is proposed by Cooley and Tukey which converts time to frequency and reduces the time complexity to $O(N \log 2N)$, where N denotes the size of FFT [2]. For implementation of FFT we use In-Place-Memory and pipelines. From the memory access in-place-memory updating performs the computation in three phases

They are: writing in the inputs, updating the intermediate values and reading out the results. Pipeline architecture can overcome the disadvantages of the former architecture. Generally, the pipeline FFT processors is classified in two design Single-path delay feedback (SDF) pipeline architecture [5], and Multiple-path delay Commutator (MDC) pipeline architecture. Single path delay feedback (SDF) reduces amount of multipliers but it complicates the control mechanism and uses more memory resources whereas Multipath Delay Commutator saves more area [5], and thus MDC is adopted as the hardware architecture. Multipath Delay Commutator (MDC) makes the feedback paths in to feed forward streams using switch boxes along with memory. In this paper we consider Multipath Delay Commutator-OFDM with Ns data streams and uses a single radix at each stage. MIMO-OFDM system with Ns data streams, if we let $r = N_s$, the vacancy can be filled and thus the processor can achieve a 100% utilization.

II. LITERATURE SURVEY

FAST Fourier transform (FFT) is the major block in orthogonal frequency division multiplexing systems. OFDM has allocated in a large range of applications from wired-communication modems, such as digital subscriber lines (xDSL) [1],[2] to wireless-communication modems, like IEEE802.11 WiFi, IEEE802.16 [4],[5] WiMAX or 3GPP long term evolution (LTE), to process baseband data. Inverse fast Fourier transform (IFFT) converts the modulated information from frequency domain to time domain for transmission of radio signals, while FFT gathers samples from the time domain, again converting them to the frequency domain. Y.G.Li, J.H. Winters and N.R.Sollenberger proposed multiple input multiple output (MIMO) devices, data throughput can be increased drastically. Hence MIMO-OFDM systems provide data rate and reliability in wireless communications. To handle "multiple" data streams, firstly the functional are to be duplicated for processing the given inputs. Without a proper design, the complexity of FFT/IFFT processors in MIMO systems increases linearly with the number of data streams. B. G. Jo and M. H. Sunwoo proposed pipelines schemes, are the architectures most widely adopted for the implementation of FFT/IFFT. From the memory access perspective, in-place memory updating schemes performs the computation in three phases: writing in the inputs, updating intermediate values, and reading out the results. In updating phase, the processor reuses the radix-r processor, such that a single radix-r butterfly is sufficient to complete N-point

FFT/IFFT computation. Since each phase is non-overlapped, the outputs can be sequential or as requested. However, it is the non-overlapping characteristic that makes the butterfly idle in memory write and read phases, and the overall process is lengthy. Continuous-flow mixed radix (CFMR) FFT. P. Y. Tsai and C. Y. Lin utilizes two N -sample memories to generate a continuous output stream. One of the memories is used to calculate current FFT/IFFT symbols, while the other stores the previously computed results and controls the output sequence. Thus, when CFMR is used in MIMO systems, the required memory is increased in a trend proportional to $2 \times N_s$, where N_s is the number of data streams. Such memory requirement may be forbidden if N_s is large, because the area of memory does not shrink as much as that of logic gates when fabrication technology advances, due to the use of sense amplify circuitry.

III. FFT/IFFT PROCESSORS

Fast Fourier Transform and Inverse Fast Fourier Transform are the most efficient and fast algorithms to calculate the Discrete Fourier Transform and Inverse Discrete Fourier Transform respectively. Fast Fourier Transform/Inverse Fast Fourier Transform is mostly used in many communication applications like Digital Signal Processing and the implementation of this is a growing research. From the last years, OFDM became an important one in FFT/IFFT algorithms and is going to be implemented. The efficient multiple access method for Bandwidth in digital communications is OFDM (Engels, 2002; Nee & Prasad, 2000). Many of nowadays OFDM technique can be used in most important wireless communication systems: Digital Audio Broadcasting (DAB) (World DAB Forum, n.d.), Digital Video Broadcasting (DVB), Wireless Local Area Network (WLAN), Wireless Metropolitan Area Network (WMAN) and Multi Band –OFDM Ultra Wide Band (MB–OFDM UWB). Moreover, this method is also utilised in important wired applications like Asymmetric Digital Subscriber Line (adsl) or Power Line Communication. Every communication system must have

both Transmitter and Receiver. At the Transmitter side, IFFT is used for modulating signal, which depends on the OFDM system and at the Receiver side, FFT is used for demodulating signal. The FFT/IFFT are the important modules in OFDM transceivers. From this we can say that, the most parts of OFDM systems are, IFFT can be used at the transmitter side where as viterbi decoder can be used at the receiver side (Maharatna et al., 2004). The FFT is the second calculative huge block at the receiver section. The FFT and IFFT must be implemented such that to achieve the required throughput with the reduced area and delay. The modern OFDM transceivers requirements may lead to the implementation of special hardware, which is the critical block in the transceiver. Hence the FFT/IFFT can be implemented as a Very Large Scale Integrated circuit. The methods that we applied to the

FFT can also be applied to the IFFT. From the output

of a FFT processor, we can easily get the IFFT.




Fig1. Internal architecture of FFT/IFFT processors

IV. MDC ARCHITECTURE FOR MIMO FFT/IFFT Storage elements dominate most of the area in conventional MDC architecture. That is, the input buffering stage for radix-4 based FFT/IFFT needs $N/4 + N/2 + 3N/4$ words of memory, and each computing stage needs $3N/4$ words of memory, where s is the stage index. For a 2048-point MDC FFT/IFFT processor, 5112 words of memory are required. If MDC is applied in MIMO-OFDM systems, the memory size grows linearly with the number of data streams. As for the utilization rate of butterflies and multipliers, since $3/4$ of the computing time is used to gather the input data, the utilization rate is only 25% in single stream radix-4 MDC FFT/IFFT. Although MDC architecture offers an intuitive and simpler data flow control, most of the previous works use SDF instead of MDC for complexity concern. However, for MIMO FFT/IFFT, we found that if the data streams are properly scheduled, the utilization rate can increase from 25% to 100%. This makes MDC very suitable for MIMO-OFDM systems. Therefore we propose an efficient mechanism of memory scheduling to reduce the required memory. Together with the proposed memory scheduling, the proposed MIMO MDC FFT/IFFT has the following advantages. First, the proposed memory scheduling mechanism reduces the size of storage elements. Moreover, the mechanism properly shuffles the four input streams such that stage one to stage five are all with the same feed-forward switch-box data flow. Therefore, the control simplicity of MDC schemes can be preserved while the memory size is greatly reduced. As for the utilization rate of butterflies and multipliers, each one of the four input symbols after memory scheduling takes 25% of one symbol time for radix-4 butterfly computation. Consequently one radix-4 butterfly and three twiddle-factor multipliers in each pipeline stage can process four data streams without any idle period, that is, the utilization rate of butterflies and multipliers is 100%. Furthermore, the radix-8 butterfly at the last stage can be configured as a radix-4 butterfly. With such flexibility, radix-2 computation can be incorporated at the last radix-8 stage, and thus for any N in power-of-2 fashion

can be computed with this proposed method. Finally, the serial blocks of output symbol format helps to reduce the memory usage for output sorting and the complexity of the modules followed by the FFT/IFFT processor.

V. ALGORITHM FOR PROPOSED ARCHITECTURE

For description convenience, the following notations are applied. i-stands for spatial stream index, j stands for OFDM symbol index, n-stands for input sample index, and k-stands for output sample index. Thus each input sample can be represented as $x_{ij}[n]$. Moreover, s denotes the pipeline stage, ranging from one to five in the proposed design. Fig. 2 shows the block diagram of the proposed MIMO FFT/IFFT computing core with $N = 2048$. The input order and the indices in between are also annotated. The FFT and its IFFT is one of the fundamental operations in digital signal processing (DSP). The FFT/IFFT is widely used in various areas such as telecommunications, speech and image processing, medical electronics and seismic processing, etc. Recently, the FFT/IFFT is used as one of the key component in processor can be implemented as memory based single butterfly architecture or pipeline architecture. the same hardware with FFT .For these two systems, there are four FFT/IFFT lengths, that is, $N = 2048, 1024, 512$, and 128 .Here let us take $N=2048$.In MDC most of the area is obtained by storage elements , that is, the input buffering stage for radix-4 based FFT needs $N/4 + N/2 + 3N/4$ words of memory, and each computing stage

needs $3N/4s$ words of memory, where s represents the stage index. According to this, 2048-pointMDC FFT/IFFT processor, 5112 words of memory are needed. If MDC is used in MIMO-OFDM systems, memory size grows linearly as the number of data stream increases. Even though MDC architecture provides simple control for data flow, most of the previous works use SDF instead of MDC for complexity concern. But if the data streams are properly scheduled, the utilization rate can be made full. This makes MDC suitable for MIMO-OFDM systems.




Fig. 2. Block diagram of the proposed MIMO MDC FFT/IFFT processor. The routing rule updates every $N/4s+1$ clock cycles. (a) Initial input order.(b) Sorted input order at the output of input buffer. (c) Computed output order without sorting. (d) Output order after output sorting

The N-point FFT and IFFT are calculated as

$$X[k] = FFT\{x[n]\} = \sum_{n=0}^{N-1} x[n]W_N^{nk} \quad (1)$$

$$x[n] = IFFT\{X[k]\} = \frac{1}{N} \sum_{k=0}^{N-1} W_N^{-nk} \quad (2)$$

Where,

$$W_N^{nk} = \cos\left(\frac{2\pi nk}{N}\right) - j \sin\left(\frac{2\pi nk}{N}\right) \quad (3)$$

The IFFT can be realized by modifying the FFT which is given by equation (4)

$$x[n] = \frac{1}{N} (FFT\{X^*[k]\})^* \quad (4)$$

VI. RESULTS AND COMPARISON

Code development, synthesis, simulation analysis related to timing for the proposed MDC FFT PROCESSOR with variable length for OFDM are carried out in Altera and simulation is done in ModelSim.

Simulation output:

The proposed MDC FFT Processor simulation was carried out in Altera ModelSim and the waveforms are shown in the Fig 1. The inputs are given to the processor through the input pins reset, s5 imaginary & real inputs. Similarly, clock pulse is given through clk pin. The Outputs for the processor are taken from imaginary & real out.




Fig 1: Simulation Output

Synthesis Report:

RTL Output and Compilation Report:

The RTL output for stage 1 of the processor and the overall RTL out for the MDC FFT Processor is shown in Fig.2. The synthesis output shows that the proposed ROM Less MDC FFT processor achieves 2.2% of total logical elements and 2.2% of total combinational fuctions, which was 10.46% for MDC FFT processor with ROM[3].The compilation report for the proposed processor.

Final Report:

Device Utilization Summary:

Device Utilization Summary (estimated values)		
Logic Utilization	Used	Available
Number of Slices	32114	4656
Number of Slice Flip Flops	15234	9312
Number of 4 input LUTs	59593	9312
Number of bonded IOBs	8030	232
Number of MULT18X18SIOs	16	20
Number of GCLKs	1	24

Device utilization summary:

Selected Device:	3s500efg320-5
Number of Slices:	3794 out of 4656 (81%)
Number of 4 input LUTs:	7122 out of 9312 76%
Number of IOs:	4099
Number of bonded IOBs:	4043 out of 232 1742%(*)
IOB Flip Flops:	968
Number of GCLKs:	1 out of 24 4%



Fig 3: Compilation Report of MDC FFT Processor.

Timing analysis

The proposed system with complex multiplier achieves a maximum clock set input of 0.758ns,input time with1.753ns & path delay of 1.456ns respectively for the processor with ROM. The timing analysis report for proposed MDC FFT processor is shown in Fig.6

Timing Summary:

Speed Grade: -3

Minimum period: No path found
Minimum input arrival time before clock: 0.758ns
Maximum output required time after clock: 1.753ns
Maximum combinational path delay: 1.456ns

Fig 4: Timing Analysis Report

Clock analysis

Clock Information:		

Clock Signal	Clock buffer(FF name)	Load

clk	BUFGP	256

Asynchronous Control Signals Information:		

No asynchronous control signals found in this design		

VII. CONCLUSION

In this paper, a ROM less radix-r based MDC MIMO FFT/IFFT processor for

processing N_s
streams of

parallel inputs is proposed. The proposed technique is preferable for MIMO-OFDM baseband processor such as WiMAX [8] or LTE applications. The efficient memory scheduling and constant complex multiplier considerably decreases the chip area because the memory requirement usually dominates the chip area in an FFT/IFFT processor. Therefore, we conclude that the proposed design optimizes area and energy efficient.

REFERENCES

- [1] B. M. Baas (1999), „A low-power, high-performance, 1024-point FFT processor,“ IEEE J. Solid-State Circuits, Vol. 34, no. 3, pp 380–387.
- [2] Chu Yu, Mao-Hsu Yen, Pao-Ann Hsiung, and Sao- Jie Chen,(2011),“ A Low-Power 64-point Pipeline FFT/IFFT Processor for OFDM Applications „IEEE transaction,Vol 57 no.1
- [3] Kai-Jiun Yang, Shang-Ho Tsai, and Gene C. H. Chuang, (2013), „MDC FFT/IFFT processor with variable length for MIMO-OFDM systems“ IEEE transaction, Vol.no. 21, pp- 4.
- [4] M. S. Patil, T. D. Chhatbar, and A. D. Darji, (2010), “An area efficient and low power implementation of 2048 point FFT/IFFT processor for mobile WiMAX,” in Proc. Int. Conf. Signal Process. Commun, pp. 1–4.
- [5] S. He and M. Torkelson (1996), “A new approach to pipeline FFT processor,” IEEE Int. Parallel Process. Symp. pp. 766–770.